A Low Power-Delay Product Page-Based Address Bus Coding Method
نویسندگان
چکیده
The working-zone encoding (WZE) method employing locality of memory reference was previously proposed to reduce address bus switching activity. This paper presents an encoding method that retains the advantage of WZE in switching activity reduction, but does not incur excessive path delay and area overhead. The proposed method is scalable for large bus width. Our encoder (decoder) has up to 58% (64%) delay reduction and 70% (62%) area reduction for a 32-bit multiplexed address bus. The switching activity is increased by 15% (18%) for the case without (with) a cache if the switching activity overhead is not counted. If the overhead is counted, the switching activity is reduced by 32% (17%) for the case without (with) a cache.
منابع مشابه
The Effect of DTMOS Transistors on the Performance of a Memristor-based Ternary CAM Cell in Low Power Applications
This paper proposes the use of DTMOS transistors in a memristor-based ternary CAM (MTCAM) instead of MOSFET transistors. It also evaluates the effect of forward body biasing methods in DTMOS transistors on the performance of a MTCAM cell in write mode. These biasing methods are gate-to-body tying (called DT1), drain-to-body tying (called DT2), and gate-to-body tying with a voltage supply of 0.1...
متن کاملFuzzy Control of Coding Schemes for Reducing Energy Dissipation in Off-Chip Buses
In this paper, we proposed an high-speed and low-power off-chip data bus interface based on the best coding schemes in this hard operative condition. We analyzed the clustered bus invert method and the bus switch coding, a newly proposed approach based on bus lines logically re-ordered. We proposed an high speed and low-power bus interface based on the combined employment of these two approache...
متن کاملTemporal Redundancy Based Encoding Technique for Peak Power and Delay Reduction of On-Chip Buses
Power consumption and delay are two of the most important constraints in current-day on-chip bus design. The two major sources of dynamic power dissipation on a bus are the self capacitance and the coupling capacitance. As technology scales, the interconnect resistance increases due to shrinking wire-width. At the same time, spacing between the interconnects decreases resulting in an increase i...
متن کاملNarrow bus encoding for low-power DSP systems
High levels of integration in integrated circuits often lead to the problem of running out of pins. Narrow data buses can be used to alleviate this problem provided that the degraded performance due to wait cycles can be tolerated. We address bus coding methods for low-power core-based systems incorporating narrow buses. We show that transition signaling combined with bus-invert coding, which w...
متن کاملFast Mux-based Adder with Low Delay and Low PDP
Adders, as one of the major components of digital computing systems, have a strong influence on their performance. There are various types of adders, each of which uses a different algorithm to do addition with a certain delay. In addition to low computational delay, minimizing power consumption is also a main priority in adder circuit design. In this paper, the proposed adder is divided into s...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2003